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Abstract 
 
 
The conventional approach to validate the analog and mixed signal designs is to utilize 
extensive SPICE-level simulations. The main challenge in this approach is to know when 
all important corner cases have been simulated. An alternate approach is to use the formal 
verification techniques. Formal verification techniques have gained wide spread 
popularity in the digital design domain; but in case of analog and mixed signal designs, a 
large number of test scenarios need to be designed to generate sufficient simulation traces 
to test out all the specified system behaviours. Analog and mixed signal designs can be 
formally modeled as hybrid systems and therefore techniques used for formal analysis 
and verification of hybrid systems can be applied to the analog and mixed signal designs. 
Generally, formal verification tools for hybrid systems work at the abstract level 
where we model the systems in terms of differential equations or algebraic equations. 
However the analog and mixed signal system designers are very comfortable in designing 
the circuits at the transistor level. To bridge the gap between abstraction level verification 
and the designs validation which has been implemented at the transistor level, the very 
important issue we need to address is: Can we formally verify the circuits at the transistor 
level itself? For this we have proposed a framework  for  doing the formal verification of 
analog and mixed signal designs using SPICE simulation traces in one of the hybrid 
systems formal verification tools (i.e. Checkmate from CMU). An extension to a formal 
verification approach of hybrid systems is proposed to verify analog and mixed signal 
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(AMS) designs. AMS designs can be formally modeled as hybrid systems and therefore 
lend themselves to the formal analysis and verification techniques applied to hybrid 
systems. The proposed approach employs simulation traces obtained from an actual 
design implementation of AMS circuit blocks (for example, in the form of SPICE 
netlists) to carry out formal analysis and verification. This enables the same platform 
used for formally validating an abstract model of an AMS design to be also used for 
validating its different refinements and design implementation, thereby providing a 
simple route to formal verification at different levels of implementation.  
Our approach has been illustrated through the case studies using simulation traces 
form the different frameworks i.e. Simulink/Stateflow framework and the SPICE 
simulation traces. We demonstrate the feasibility of our approach around the Checkmate 
and the case studies for hybrid systems and the analog and mixed signal designs.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
